无机材料学报

• 研究论文 • 上一篇    下一篇

结构设计对铁电薄膜系统电滞回线的影响

王华   

  1. 桂林电子工业学院通信与信息工程系 桂林 541004
  • 收稿日期:2002-12-17 修回日期:2003-01-27 出版日期:2004-01-20 网络出版日期:2004-01-20

Hysteresis Loops Characteristics of Bi4Ti3O12 Ferroelectric Thin Films with Different Configuration on Si Substrates

WANG Hua   

  1. Department of Communication & Information Engineering; Guilin University of Electronic Technology; Guilin 541004; China
  • Received:2002-12-17 Revised:2003-01-27 Published:2004-01-20 Online:2004-01-20

摘要: 为制备符合Si集成铁电器件要求的高质量Si基铁电薄膜,采用溶胶-凝胶(sol-gel)工艺,制备了MFM及MFS结构的铁电薄膜系统.研究了不同结构及不同衬底对铁电薄膜系统铁电性能及电滞回线的影响,并对这些差异产生的主要影响因素进行了分析.在此基础上,提出并制备了Ag/Pb(Zr0.52Ti0.48)O3/Bi4Ti3O12/p-Si多层结构,该结构铁电薄膜系统的铁电性能及电滞回线的对称性有明显改善,有望应用于Si集成铁电器件.

关键词: 铁电薄膜, 电滞回线, so1-gel工艺

Abstract: In order to fabricate high quality ferroelectric thin films qualified for ferroelectric memories, different ferroelectric thin film systems, with the structures of MFM and MFS, were deposited by using the sol-gel technique. The ferroelectric properties and the P-V hysteresis loops characteristics of these different ferroelectric thin film systems were analyzed with comparison. Based on the test results, a new practicable configuration of Ag/Pb(Zr0.52Ti0.48)O3/ Bi4Ti3O12/p-Si was fabricated, which can improve the ferroelectric properties and hysteresis loops characteristics of the ferroelectric thin films.

Key words: ferroelectric thin films, P-V hysteresis loops characteristics, sol-gel method

中图分类号: